Optimisation of Grooved Gate Mosfets for Sub-100 NM VLSI Technology
Optimisation of Grooved Gate Mosfets for Sub-100 NM VLSI Technology

Optimisation of Grooved Gate Mosfets for Sub-100 NM VLSI Technology.cSamudra Ganesh Shankar
Optimisation of Grooved Gate Mosfets for Sub-100 NM VLSI Technology
---------------------------------------------------------------
Author: Samudra Ganesh Shankar
Page Count: 128 pages
Published Date: 20 Jun 2012
Publisher: LAP Lambert Academic Publishing
Publication Country: Saarbrucken, Germany
Language: English
Type: Pdf
ISBN: 9783659136603
File Name: Optimisation.of.Grooved.Gate.Mosfets.for.Sub-100.NM.VLSI.Technology.pdf
Download Link: Optimisation of Grooved Gate Mosfets for Sub-100 NM VLSI Technology
---------------------------------------------------------------


The short-channel and hot-carrier effects that arise when MOSFET devices are scaled down to very short channel lengths is a major topic of research in the area of VLSI technology. Grooved gate MOSFETS alleviate many of these. Here a systematic study of the major electrical characteristics of grooved gate device is done at gate lengths of 100 nm. An optimised process flow is presented to overcome two of its major drawbacks - higher gate-to-source/drain parasitic capacitance and lack of a self-aligned and integrated gate structure. The resulting device exhibits significantly enhanced characteristics. An analytical model for the gate-to-source/drain capacitance characteristics of the grooved gate device is then presented. It features an extrinsic capacitance model that incorporates the strong bias dependence of overlap capacitance and deals with the issues involved in optimisation and analysis of not only such novel device structures but source/drain engineered conventional planar devices also. This work should be especially useful to professionals and students in Microelectronics field who are engaged in processing, characterization and modelling of deep sub-micron VLSI devices.

Read online Optimisation of Grooved Gate Mosfets for Sub-100 NM VLSI Technology Buy Optimisation of Grooved Gate Mosfets for Sub-100 NM VLSI Technology Download and read Optimisation of Grooved Gate Mosfets for Sub-100 NM VLSI Technology for pc, mac, kindle, readers Download to iPad/iPhone/iOS, B&N nook Optimisation of Grooved Gate Mosfets for Sub-100 NM VLSI Technology ebook, pdf, djvu, epub, mobi, fb2, zip, rar, torrent

Similar files:

50 Things Our Kids Know about Life! epub
Oxford Reading Tree: Level 4: Floppy's Phonics Fiction: Painting the Loft pdf
Petroleum, Its Production and Products in Pennsylvania Volume 20 book
Download ebook O Agente Comunitaario de Saaude : Praaticas Educativas